



UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/645,880	08/25/2000	Megumi Yokoi	1614.1069	4079
21171 7	590 12/11/2002			
STAAS & HALSEY LLP			EXAMINER	
700 11TH STREET, NW SUITE 500			TRAN, D	ENISE
WASHINGTO	N, DC 20001		ART UNIT	PAPER NUMBER
			2186	

DATE MAILED: 12/11/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	-50
Office Action Summary	09/645,880 Examiner	YOKOI ET AL.	
• • • • • • • • • • • • • • • • • • •	Denise Tran	2186	
The MAILING DATE of this communication app	<u></u>		
Period for Reply		,	
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period or - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	136(a). In no event, however, ma ly within the statutory minimum of will apply and will expire SIX (6) le, cause the application to becom	y a reply be timely filed thirty (30) days will be considered timely. MONTHS from the mailing date of this communicati e ABANDONED (35 U.S.C. § 133).	on.
1)⊠ Responsive to communication(s) filed on 04 (<u>October 2000</u> .		
2a) ☐ This action is FINAL . 2b) ☑ The	nis action is non-final.		
3) Since this application is in condition for allows			sis
closed in accordance with the practice under Disposition of Claims	Ex parte Quayle, 1935	C.D. 11, 453 O.G. 213.	
4)⊠ Claim(s) <u>1-11</u> is/are pending in the application	n.		
4a) Of the above claim(s) is/are withdra	wn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-11</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/o	or election requirement.		
Application Papers			
9) The specification is objected to by the Examine		to the boother Commission	
10)⊠ The drawing(s) filed on <u>25 August 2000</u> is/are:			
Applicant may not request that any objection to the 11) The proposed drawing correction filed on			
If approved, corrected drawings are required in re		_ disapproved by the Examiner.	
12) The oath or declaration is objected to by the Ex	•		
Priority under 35 U.S.C. §§ 119 and 120	Adminor.		
13) △ Acknowledgment is made of a claim for foreig	n priority under 25 LLS	C & 110(a) (d) or (f)	
a) ☑ All b) ☐ Some * c) ☐ None of:	ii priority under 33 0.0.	C. 3 1 19(a)-(d) of (i).	
<u> </u>	te have been received		
		n Application No	
2. Certified copies of the priority document3. Copies of the certified copies of the priority			
application from the International Bu * See the attached detailed Office action for a list	ureau (PCT Rule 17.2(a	1)).	
14) ☐ Acknowledgment is made of a claim for domest	tic priority under 35 U.S	.C. § 119(e) (to a provisional applica	ition).
 a) The translation of the foreign language prediction of the foreign language prediction. 15) Acknowledgment is made of a claim for domestic prediction. 	* *		
Attachment(s)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4 	5) Notice	iew Summary (PTO-413) Paper No(s) e of Informal Patent Application (PTO-152)	. •
0.0			

Art Unit: 2186

DETAILED ACTION

- 1. Claims 1-11 are presented for examination.
- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carpenter et al., U.S. Patent No. 6,067,611, hereinafter Carpenter in view of Irie et al., U.S. Patent No. 6,263,405, hereinafter Irie.

As per claim 1, Carpenter shows the use of a memory access method for a multiprocessor system (e.g. fig. 1) which includes a plurality of system modules (e.g. fig. 1, elements 10a-10d) coupled via a crossbar module (e.g. fig. 1, element 22 and col. 4, line 65 to col. 5, line 1), each of the system modules including a buffer (e.g. fig. 2C, element 52, col. 2, lines 46-60 and col. 11, lines 4-24) which holds data and a plurality of processors (e.g. fig. 1, CPUs) having a cache memory (e.g. fig. 1, elements L2 and col. 3, lines 40-45) which temporarily holds data, said memory access method comprising:

a step, responsive to a read request from a processor within an arbitrary system module, holding data from a system module other than the arbitrary system module (e.g. col. 2, lines 40-60).

Art Unit: 2186

Carpenter does not specifically show the use of a preread and a buffer within the crossbar to hold the data preread from a system module other than the arbitrary system module. Irie shows the use of a preread and a buffer within the crossbar to hold the data preread from a system module other than the arbitrary system module (e.g. fig. 9, parallel branches starting at steps 905 and 908 before judging based on the coherency status summary; col. 6, line 49 to col. 7, line 12 and col. 7, lines 44-50; fig. 1, element 40; fig. 6, element 400-2 and col. 10, lines 4-5). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Irie into Carpenter's system because it would provide for a reduction in memory latency when a cache miss occurs and allow the data to be in closer proximity to the requesting processor.

As per claim 5, Carpenter shows the use of a multiprocessor system comprising: a plurality of system modules (e.g. fig. 1, elements 10a-10d);

at least one crossbar module (e.g. fig. 1, element 22 and col. 4, lines 65 to col. 5, line 1); and

a bus coupling the system modules and crossbar module (e.g. fig. 2A, elements 28 and 32 and fig. 2C, elements "TO NODE INTERCONNECT ADDRESS PATH" and "TO NODE INTERCONNECT DATA PATH");

each of the system modules including a buffer which holds data (e.g. fig. 2C, element 52, col. 2, lines 46-60 and col. 11, lines 4-24), a plurality of processors (e.g. figure 1, CPUs) each having a cache memory which temporarily holds data (e.g. fig. 1,

Art Unit: 2186

elements L2 and col. 3, lines 40-45), and a control unit which controls input and output of data with respect to the system module to which the control unit belongs (e.g. fig. 1, element 20 and fig. 2C);

a data transfer between two system modules being made via the crossbar module (e.g. fig. 1, element 22, and col. 5, lines 52-67);

said crossbar module responsive to a read request from a processor within an arbitrary system module (e.g. abstract and col. 4, lines 65 to col. 5, line 1).

Carpenter does not specifically show the use of a preread and a buffer within the crossbar to hold the data preread from a system module other than the arbitrary system module. Irie shows the use of a preread and a buffer within the crossbar to hold the data preread from a system module other than the arbitrary system module (e.g. fig. 9, parallel branches starting at steps 905 and 908 before judging based on the coherency status summary; col. 6, line 49 to col. 7, line 12 and col. 7, lines 44-50; fig. 1, element 40; fig. 6, element 400-2 and col. 10, lines 4-5). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Irie into the system's Carpenter because it would provide for a reduction in memory latency when a cache miss occurs and allow the data to be in closer proximity to the requesting processor.

4. Claims 2 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carpenter et al., U.S. Patent No. 6,067,611, hereinafter Carpenter, in view of Irie et al.,

Art Unit: 2186

U.S. Patent No. 6,263,405, hereinafter Irie, as applied to claims 1 and 5 above, and in further view of Christie, U.S. Patent No. 6,055,650.

As per claims 2 and 6, Carpenter and Irie do not specifically show the use of setting information indicating whether or not to carry out a data preread with respect to the arbitrary system module, depending on a program which is executed by one or a plurality of processors within the arbitrary system module. Christie shows the use of setting information indicating whether or not to carry out a data preread with respect to the arbitrary system module, depending on a program which is executed by one or a plurality of processors within the arbitrary system module (e.g. col. 2, lines 36-68 and col. 5, line 51 to col. 6, line 35). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Christie with the combined system of Carpenter and Irie because it would provide for an increase in performance by disabling accessing which are incorrect and reduce memory bandwidth conflicts, at taught by Christie, col. 2, lines 21-34.

5. Claims 4 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carpenter et al., U.S. Patent No. 6,067,611, hereinafter Carpenter in view of Irie et al., U.S. Patent No. 6,263,405, hereinafter Irie, as applied to claims 1 and 5 above, and in further view of Hooks et al., U.S. Patent No., 5,761,452, hereinafter Hooks.

As per claims 4 and 8, Carpenter and Irie do not specifically show the use of a step of adding, to a data transfer of the preread data, a priority which in lower than a priority of a normal data transfer. Hooks shows the use of a step of adding, to a data

Art Unit: 2186

transfer of the preread data (i.e., speculative pre-fetch), a priority which in lower than a priority of a normal data transfer (e.g. col. 5, lines 17-25). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Hooks into the combined system of Carpenter and Irie because it would provide for the prevention of more important transactions from not being performed. Sometimes the preread will not be necessary if the data is in one of the caches. Therefore, it is obvious that a transaction that needs to be performed is more important than a transaction that might be performed as taught by Hooks, col. 1, lines 53-62.

6. Claims 3 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carpenter et al., U.S. Patent No. 6,067,611, hereinafter Carpenter in view of Irie et al., U.S. Patent No. 6,263,405, hereinafter Irie, as applied to claims 1 and 5 above, in further view of Christie, U.S. Patent No. 6,055,650 and in further view of Hooks et al., U.S. Patent No., 5,761,452, hereinafter Hooks.

As per claims 3 and 7, Carpenter, Irie and Christie do not specifically show the use of a step of adding, to a data transfer of the preread data, a priority which in lower than a priority of a normal data transfer. Hooks shows the use of a step of adding, to a data transfer of the preread data (i.e., speculative pre-fetch), a priority which in lower than a priority of a normal data transfer (e.g. col. 5, lines 17-25). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Hooks into the combined system of Carpenter, Irie and Christie because it would provide for the prevention of more important transactions from not being

Art Unit: 2186

performed. Sometimes the preread will not be necessary if the data is in one of the caches. Therefore, it is obvious that a transaction that needs to be performed is more important than a transaction that might be performed as taught by Hooks, col. 1, lines 53-62.

7. Claims 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carpenter et al., U.S. Patent No. 6,067,611, hereinafter Carpenter in view of Irie et al., U.S. Patent No. 6,263,405, hereinafter Irie, as applied to claim 5 above, and in further view of Pong, U.S. Patent No. 6,341,337.

As per claim 9, Carpenter and Irie do not specifically show the use of wherein one of the system modules, which has a memory with a requested address of the read request, includes means for starting a data preread at a timing before detecting a state of the cache memory included therein. Pong shows the use of wherein one of the system modules, which has a memory with a requested address of the read request, includes means for starting a data preread at a timing before detecting a state of the cache memory included therein (e.g. fig. 6, branch of elements starting with 302 and 312 and col. 7, lines 25-60). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Pong into the combined system of Carpenter and Irie because it would provide for the distributed control of the preread and a reduction in bus traffic as taught by Pong col. 4, lines 9-11.

Art Unit: 2186

8. Claims 10-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carpenter et al., U.S. Patent No. 6,067,611, hereinafter Carpenter in view of Irie et al., U.S. Patent No. 6,263,405, hereinafter Irie and in further view of Venkitakrishnan, U.S. Patent No. 6,263,415.

As per claims 10 and 11, Carpenter shows the use of a multiprocessor system comprising:

a plurality of nodes (e.g. figure 1, elements 10a-10d) each including a system module (e.g. figure 1, elements 10a-10d), a bus coupling the system modules and the crossbar module (e.g. figure 2A, elements 28 and 32 and figure 2C, elements "TO NODE INTERCONNECT ADDRESS PATH" and "TO NODE INTERCONNECT DATA PATH"); and

each of the system modules including a buffer which holds data (e.g. figure 2C, element 52, col. 2, lines 46-60 and col. 11, lines 4-24), a plurality of processors (e.g. fig. 1, CPUs) each having a cache memory which temporarily holds data (e.g. figure 1, elements L2 and col. 3, lines 40-45) and a control unit which controls input and output of data with respect to the system module to which the control unit belongs (e.g. figure 1, element 20 and figure 2C),

a data transfer between two system modules being made via at least one crossbar module (e.g. figure 1, element 22, and col. 5, lines 52-67),

said crossbar module responsive to a read request from a processor within an arbitrary system module (e.g. abstract and col. 4, lines 65 to col. 5, line 1).

Art Unit: 2186

Carpenter does not specifically show the use of the node having a plurality of system modules and a crossbar, a bus coupling adjacent nodes via the crossbar modules of the adjacent node, a preread and a buffer within the crossbar to hold the data preread from a system module other than the arbitrary system module. Irie shows the use of a preread and a buffer within the crossbar to hold the data preread from a system module other than the arbitrary system module (e.g. fig. 9, parallel branches starting at steps 905 and 908 before judging based on the coherency status summary: col. 6, line 49 to col. 7, line 12 and col. 7, lines 44-50; fig. 1, element 40; fig. 6, element 400-2 and col. 10, lines 4-5). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Irie into the system's Carpenter because it would provide for a reduction in memory latency when a cache miss occurs and allow the data to be in closer proximity to the requesting processor. Venkitakrishnan shows the use of the node having a plurality of system modules (e.g. fig. 1, elements 200+300 and 400+500) and a crossbar (e.g. fig. 1, element 600 and 700), a bus coupling adjacent nodes via the crossbar modules of the adjacent node (e.g. fig. 1, connections between XBS). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Venkitakrishnan into the combined system of Carpenter and Irie because it would provide for a reduction of signal lines between crossbars (i.e., sharing a crossbar between two system modules) and provide for the ease of expandability of the system (i.e., adding nodes without having to replace the central crossbar switch).

Art Unit: 2186

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- a) Arimilli et al. (6405289) is cited to show the use of each cluster having their own crossbar;
- b) Arimilli et al. (6341336) is cited to show the use of a multiple node interconnection via a crossbar;
- c) Ryan (5701426) is cited to show the use of giving priority to non-speculative fetches;
- d) Bauman et al. (5603005) is cited to show the use of a multiprocessor system connected with a crossbar having queues within.
- 10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Denise Tran whose telephone number is (703) 305-9823. The examiner can normally be reached on Monday, Thursday and an alternated Wednesday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for Official communications, (703) 746-7240 for Non Official communications, and (703) 746-7238 for After Final communications.

Art Unit: 2186

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Newspan

D.T. December 9, 2002